Abstract. Clock pulse is always generated via crystal vibrator. But in some special conditions that clock pulse circuit is in malfunction, or clock frequency is not high enough, some ingenious implement ways of generating clock pulse in FPGA can solve the problem. In this paper, three methods of generating pulses in FPGA are put forward. The pulses generating are mainly based on short response time of the FPGA logic cells, so the frequency of the pulses is high. Analysis and experiments show that pulses can be generated via FPGA itself other than external clock circuit, and these implement ways of generating clock pulse in FPGA are feasible.
Introduction
Clock pulse is necessary to a digital system, and clock circuit can be regarded as the heart of a digital circuit, so every digital system has its clock circuit. However, in some special conditions, for example, the clock pulse circuit is in malfunction, or the clock frequency is not high enough. What can we do? Some ingenious way of generating inner clock pulses can solve this problem.
Signal's state can be changed in FPGA. This state change can generate pulses. The speed of state change depends on the response time of FPGA device. The response time of FPGA logic unit is often very short, and its scale is always from fractions of a nanosecond to nanoseconds. Because FPGA device response time is very short, the frequency of the pulse can be very high.
In FPGA, most logic functions can be implemented using Configurable Logic Blocks (CLBs) by means of programming. CLBs are fundamental programmable functional element of Xilinx Spartan family architecture. CLBs contain flexible Look-Up Tables (LUTs) that implement logic plus storage elements used as flip-flops or latches. CLBs perform a wide variety of logical functions as well as store data [1] . In this paper, some programs are designed to generate pulses based on FPGA.
Generating High Frequency Pulses in FPGA
The continuous change of FPGA signal state can be used to generate high frequency clock pulse. According to theory analyzing, the following three methods can generate vibrating pulses: gate circuit ring vibrator, twisting ring shift register, and counter.
Generating Pulses Using Gate Circuit Ring Vibrator
Principle of Gate Circuit Ring Vibrator As we know, a ring vibrator circuit can be made of odd number of NOT gates [2] . This circuit is usually used to measure response time of logic gate. The working principle of gate circuit ring vibrator is shown as Fig.1 . 
Implementing Gate Circuit Ring Vibrator
To implement the function of gate circuit ring vibrator, we define three signals(cp2,cp1 and cp0) as std_logic, and their initial values are '0', '1' and '0' respectively. A VHDL program is designed as follows.
The above three statements operate in parallel and the three signals are evaluated synchronously in FPGA. According to the above function, each signal state will overturn and shift in right cycle during every response time. Cp2,cp1 and cp0 will overturn and right cycle shift continuously. If the initial state of "cp2cp1cp0" is "010", the next state will change to "110" after the first response time. The states will change as a sequence of "010"→ "110"→ "100"→ "101"→ "001"→ "011"→ "010". Once circulation of the vibrator will take six times of response time. So the period of this vibrator is 6 times of response time. The signal cp2, cp1 or cp0 can be a possible pulse source. As can be seen, each signal overturns once every vibrating period. The phase of each signal is different, there is 1/3 cycle phase difference between one and another. In above VHDL program, the signal of ctrl is used to control the vibrator running or stopping.
The following process is to design a counter to count the vibrating times of above vibrator in a given time. The gate control signal with a given width is designed as follows.
Here, the frequency of clk is 50MHz. According to the above program, the width of gate control signal is 100μs, and a gate control signal is generated once per second.
A counter N_CNT is designed to count pulses of cp0 in the gate control time. It is shown as following program.
When the above programs are operated on a FPGA board named BASYS 2, we can see the value of N is "41F0", which is a hexadecimal value. This hexadecimal number can be transformed to a decimal number "16880". That is to say, there are 16880 pulses are generated in 100μs. So the frequency of this vibrator is about 168.80MHz. A high frequency vibrator is implemented.
If we change the amount of NOT gates, the frequency or period of vibrating pulses will change. The more NOT gates is, the lower frequency of vibrating pulses will be. If the amount of NOT gates is changed to 5, using the same experiment method, the frequency can be measured about 96.99MHz.
If a ring vibrator is made via only one NOT gate, the period of this vibrator is twice of response time. This vibrator will vibrate with the highest frequency. The program is designed as follows.
The signal cp will overturn once every response time. And cp will overturn continuously. So cp is a possible pulse source. But when we measure frequency of cp using the former method or by an oscilloscope directly, no pulse signal is detected. So generating pulses using this program is not feasible.
To solve this problem, the above program is changed to the following one. Here a and b are two input signals, and they are both inputted '1'. At this time, this function can be regard as a NOT gate, and it implement a same function as the former program.
When cp is measured using the former method, high frequency pulses can be detected, and the frequency is up to 302.12MHz.
Generating Pulses Using Twisting Ring Shift Register
The principle of twisting ring shift register is shown as Fig.2 . We define two signals cp0 and cp1 as std_logic, and twisting ring shift register is described as follows.
The state of "cp0cp1" will change as a sequence of "00"→ "01"→ "11"→ "10"→ "00". The cycle period is 4 times of response time. The frequency of the vibrating signal is measured 229.28MHz.
Generating Pulses Using a Counter
We define a counter as std_logic_vector (31 downto 0), and its initial value is x"00000000", the counter is described in VHDL as follows.
This counter operates plus count continuously. Every bit of this counter can be a pulse source. The frequency of a higher bit is a half the one of a lower bit.
When this counter operates, this counter will count continuously. The counter initial state value is x"00000000". After the first response time, the counter will change to x"00000001". After the second response time, the counter will change to x"00000002", and so on. Then the counter will increase one by one every response time. Because the counting of the counter just follows the former counting, with no waiting time except device delay, the counter will count at its maximum speed.
If we measure each bit of this counter, we can get the frequency of the bit. For example, if the lowest bit counter(0) is used as a clock pulse, the frequency measuring program can be designed as follows. The frequency of the lowest bit counter(0) is measured 276.96MHz. According to the above three methods of experiments, high frequency pulses are generated. These vibrating pulses can be used in FPGA program design. The frequency of the pulses is affected by some factors, such as FPGA type and series, fan-in, fan-out, temperature, etc. If the condition is changed, the frequency will change too. If the signal frequency is divided further, some other frequency pulses can be obtained.
Conclusion
The above analysis and experiments show that high frequency pulses can be generated via FPGA inside device other than external clock circuits. Parameters of signals generated by the circuit are mainly based on short response time of FPGA device, so the frequencies are always very high. Especially, under some special emergency conditions, these methods of generating pulses in FPGA are useful and feasible.
